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Abstract
A new charge pumping (CP) technique is proposed to obtain the spatial profile of interface-state density (Nit) and
oxide charges (Not) near the drain junction of hot-carrier stressed MOSFETs. Complete separation of Nit from Not
is achieved by using a direct noniterative method. The pre-stress CP edge is corrected for the charges associated
with both the generated Nit and Not. A closed form model is developed to predict the stress-induced incremental CP
current. The damage distributions are obtained after fitting the model with experimental data. # 1999 Published by
Elsevier Science Ltd. All rights reserved.
1. Introduction
Hot-carrier degradation is a long-term MOSFET re-
liability issue [1]. The degradation results from loca-
lized buildup of interface states (Nit) and oxide charges
(Not) near the drain junction during hot-carrier stres-
sing [2]. To understand and model the degradation,
dierent charge pumping (CP) based methods have
been employed to obtain the spatial profiles of both
Nit and Not [3–8]. In all these methods, the CP current
is measured while the CP area is varied. This is fol-
lowed by a dierential analysis, which, along with in-
formation about the CP edge, furnishes the Nit profile.
The changes in the local surface potential after degra-
dation furnish the Not profile. To obtain accurate
damage distributions, the issues that need attention are
(i) accurate determination of the CP edge in the
unstressed device, (ii) correction of the pre-stress CP
edge to account for charges in the generated interface
states and oxide traps and (iii) separation of the Nit
and Not created during stress.
In the existing reverse-bias methods, an ac waveform
form [3] or a dc bias [4] is applied to the source and
drain junctions to vary the eective CP area. The CP
edge is determined from computer simulations.
However, these methods suer from the gate induced
drain leakage (GIDL) problem at larger reverse biases.
In the semi-direct method [5], the eective CP area is
changed by applying a pulse train of varying amplitude
at the gate. The CP edge is determined from the pre-
stress characteristics, with the help of back-up compu-
ter simulations to predict the maximum CP area.
These simulation-based techniques [3–5] are unsatisfac-
tory since they require precise knowledge of the device
structure and doping profiles (which are neither always
available nor easily determinable). The direct methods
[6–8] overcome this problem, where again the eective
CP area is varied by applying a pulse train of varying
amplitude at the gate. However, now the CP edge is
determined from the pre-stress characteristics measured
on transistors having dierent drawn gate lengths, and
does not require computer simulations [9]. The correc-
tion to the pre-stress CP edge and the separation of Nit
from Not are performed either by neutralization of Not
by a brief carrier injection of the opposite type [6,7], or
by an iterative correction scheme [8].
However, as shown recently [10], the increased CP
current with larger gate pulse amplitude is not only
due to the increased CP area, but also due to the
increased energy zone of recombination in the band
gap, and the possible nonuniformity of interface-state
density, energetically in the band gap and spatially
near the junction. The conventional approach [9] does
not take these eects into account and thus furnishes
an incorrect CP edge. Therefore, the direct methods
[6–8], being based on [9], yield an incorrect damage
profile [10]. Moreover, the intermediate carrier injec-
tion techniques [6,7] need separate experimental tools
to monitor complete Not neutralization, and hence in
general are complex in nature. On the other hand, the
iterative scheme [8], being dependent on repetitive
dierentiation of experimental data, is highly suscep-
tible to measurement noise and may give rise to con-
vergence problems.
In this paper, the CP edge in the pre-stress case is
determined using the new approach [10], which does
not suer from the inconsistency associated with the
conventional schemes [9]. This approach has now been
modified as follows. The pre-stress CP edge is cor-
rected for the additional charges associated with both
Not and Nit generated due to stress. By employing both
the varying pulse-top and varying pulse-base CP
schemes [3], Nit is completely separated from Not with-
out using the iterative approach [8]. A closed-form
model, having two independent parameters is formu-
lated to predict the stress-induced incremental CP cur-
rent. The model is fitted with experimental data, and
the optimized parameter values are used to determine
the damage profiles. The method, being immune to
measurement noise (since numerical dierentiation of
the experimental data is avoided), provides accurate
distributions of both Nit and Not created during stress.
In Section 2, the new technique along with the CP
current model is proposed. Results obtained from the
technique are discussed in Section 3, followed by con-
clusions in Section 4.
2. Theory
In charge pumping, the gate of the MOSFET is
pulsed from accumulation to inversion using a trape-
zoidal waveform. The substrate is shorted to ground.
The de current arising out of electron–hole recombina-
tion at the interface states is measured at the source
and drain, as shown in Fig. 1(a).
Fixing the pulse top in inversion (at Vtop,max) and
varying the pulse base (Vbase) level, the charge pump-
ing current (Icp) from an unstressed symmetric transis-
tor is given by [3]
IcpVbase  qfW
 y1
ÿy1
Nit ydy, 1a
where q is the electronic charge, f is the frequency of
the gate pulse, W is the width of the transistor and
Nit( y ) is the pre-stress interface-state density at y. The
edge of the charge pumping zone y, is defined by
VFB( y1)=Vbase (see Fig. 1(b)), where VFB( y ) is the
local flatband voltage [11]. The origin is chosen at the
center of the channel. Similarly, by fixing the pulse
base in accumulation (at Vbase,min) and varying the
pulse top (Vtop) level, the charge pumping current is
given by [3]
IcpVtop  qfW
"ÿy1
ÿym
Nit ydy
 ym
y1
Nit ydy
#
, 1b
where the edges of the charge pumping zone are
defined by VT( y1)=Vtop and VFB( ym)=Vbase,min (see
Fig. 1(b)).
In a stressed transistor, interface states are created
Fig. 1. (a) Charge pumping setup and applied gate waveform.
(b) Typical threshold and flatband voltage distributions before
(VT, VFB) and after (VT,s, VFB,s) stressing. The charge pump-
ing edges are related to the top and base level of the gate
pulse as VFB( y1)=Vbase, VT( y1)=Vtop, VFB( ym)=Vbase,max,
VFB,s( y1,s)=Vbase, VT,s( y1,s)=Vtop,s and VT( y2)=Vtop,s.
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and charges are trapped in regions close to the drain
junction. The presence of charges in the interface states
and oxide traps change the local VT and VFB distri-
butions near the drain junction. Therefore, the varying
Vbase and varying Vtop post-stress charge pumping cur-
rents (Icp,s) are given by
Icp,sVbase  qfW
"0
ÿy1
Nit ydy
 y1,s
0
Nit,s ydy
#
2a
and
Icp,sVtop,s  qfW
"ÿy2
ÿym
Nit ydy

 ym
y1,s
Nit,s ydy
#
, 2b
where Nit,s( y ) is the post-stress interface-state density
along the channel and the new (stressed) charge pump-
ing edge y1,s is given by VFB,s( y1,s)=Vbase, where
VFB( y ) is the post-stress local flatband voltage distri-
bution in the drain half of the channel (see Fig. 1(b)).
Similarly, the post-stress local threshold voltage distri-
bution is VT,s and the edge y1,s will correspond to a
new pulse top level defined by VT,s( y1,s)=Vtop,s. The
unstressed charge pumping edge corresponding to
Vtop,s is y2 and is defined by VT( y2)=Vtop,s (see Fig.
1(b)). We have assumed in writing Eq. (2b) that
VFB,s( ym)=VFB( ym)=Vbase,min, which is valid since
for ym deep inside the junction, the Nit and Not gener-
ated at ym are not significant to make any appreciable
change in the VFB distribution.
The increase in base-level charge pumping current
due to interface-state generation is given by
DIcpVbase  Icp,sVbase ÿ IcpVbase
' qfW
 y1,s
0
DNit ydy, 3
where DNit( y ) is the generated interface-state density.
We have assumed in writing Eq. (3) that y1,s
0 DNit( y )dy>>
 y1,s
y1
Nit( y )dy, which is valid since for
a given Vbase value, y1,s>>vy1,sÿy1v, and for significant
damage creation (for which y1,s can be dierent from
y1), DNit( y )>>Nit( y ) at any y. Similarly, the incremen-
tal top-level charge current is given by
DIcpVtop,s  Icp,sVtop,s ÿ IcpVtop,s
' qfW
 ym
y1,s
DNit ydy, 4
where we have assumed like before that ym
y1,s
DNit( y )dy>>
 y1,s
y2
Nit( y )dy. Note that Eqs. (3) and
(4) satisfy the relation
DIcpVtop,s  DIcpVbase
 DIcp,maxVtop,max,Vbase,min
 qfW
 ym
0
DNit ydy, 5
so that for a given value of Vbase and hence DIcp in
post-stress, the corresponding value Vtop,s can be
obtained from Eq. (5). We will come to this later in
this section.
Now, at any point y along the channel, the post-
stress local VT and VFB values are related to the pre-
stress ones by [3]
VT,s y  VT y ÿ qDNot y
Cox
 qDNit y
2Cox
6
and
VFB,s y  VFB y ÿ qDNot y
Cox
ÿ qDNit y
2Cox
, 7
where Cox is the oxide capacitance per unit area. In
writing Eqs. (6) and (7), we have assumed that the
interface states are created uniformly over the band
gap, the states in the upper half of the band gap are
acceptor-like and those in the lower half are donor-like
[3]. Note that in the post-stress case, VT,s( y1,s)=Vtop,s
and VFB,s( y1,s)=Vbase. So, by subtracting Eq. (7) from
Eq. (6), the eect of oxide trap charges are removed
and for a given y1,s along the channel, we obtain
Vtop,s ÿ Vbase  VT y1,s ÿ VFB y1,s  qDNit y1,s
Cox
: 8
As discussed earlier, for a given Vbase and hence
DIcp in post-stress, the corresponding Vtop,s can be
obtained from Eq. (5). The pre-stress VT( y )ÿy and
VFB( y )ÿy relations can be obtained from the
IcpÿVbase and IcpÿVtop measurements (performed on
identical transistors having dierent gate lengths) as
discussed later. The y1,sÿVbase relation can be found
from Eq. (3) by constructing an empirical model for
DNit having adjustable parameters to relate DIcp with
Vbase. Finally, Eq. (8) is optimized for the parameter
values, and the damage distribution is obtained with
the final set of parameters, as discussed in the remain-
ing part of this section.
We now describe the model to predict incremental
base-level charge pumping current. Note that for
MOSFETs with thin gate oxides, the hot-carrier
induced interface states are highly localized and their
distribution follows the lateral electric field distribution
along the channel [12]. The lateral field and hence the
damage distribution can be modelled best as
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Gaussians. However, gaussians are not amenable to
analytical modeling, especially integration. An earlier
paper on modeling the charge pumping current used a
box distribution for interface-state density [13]. In this
paper, we model the interface-state density profile by
an analytically integrable function close to the
Gaussian in shape as
DNit y  Nit,p
cosh2a yÿ yp
, 9
where Nit,p is the peak value of damage, yp is the pos-
ition of the peak along the channel and a is a par-
ameter whose reciprocal is a measure of the spatial
spread of the damage. Substituting Eq. (9) into Eq. (3)
one obtains
DIcpVbase  qfWNit,pa 1 tanh a y1,s ÿ yp, 10
and for the maximum incremental charge pumping
current
DIcp,maxVtop,max, Vbase,min  qfWNit,pa 1 b, 11
where it is assumed that tanh ayp=1, whose physical
implication is that the contribution to the total incre-
mental charge pumping current by the interface-states
generated in the source half of the channel is negli-
gible. In Eq. (11), b is defined by the relation
b  tanh a ym ÿ yp, 12
where b, along with a, determines the position of the
damage peak along the channel.
Now, using Eqs. (10) and (11) one obtains, after
some simple manipulations,
y1,s  ym ÿ 1
2a
ln

2ÿ 1 bx
1ÿ bx

, 13
where x=DIcp/DIcp,max. Finally, using Eqs. (12) and
(13) in Eq. (9) and putting all together in Eq. (8), one
obtains
Vtop ÿ Vbase  fVTFB y1,s  4qaDIcp,max
qfWCox1 b
1
G
,
G  1 bx
2ÿ 1 bx 
2ÿ 1 bx
1 bx  2, 14
where fVTFB is a second order polynomial fitted
through the pre-stress VT-VFB versus y data, and y1,s is
given by Eq. (13). Eq. (14) is fitted with the experimen-
tal (VtopÿVbase) versus DIcp/DIcp,max data and the two
unknown parameters, namely a and b are obtained.
The damage parameters Nit,p and yp are then obtained
from Eqs. (11) and (12).
Once the parameters a and b are obtained, for each
of the Vbase (and hence DIcp) values in post-stress, the
charge pumping edge y1,s is obtained from Eq. (13).
Since VFB,s( y1,s)=Vbase at y1,s, VFB,s is known. Again,
from the pre-stress VFBÿy relation, for y1,s. VFB is also
known. So, from Eq. (7), DNot can be obtained, since
the DNit values are already obtained from Eq. (9).
Now, to obtain the VFBÿy relation in pre-stress, Eq.
(1a) can be rewritten as [10]
IcpVbase
2qfW
 hNitVbasei

Ld
2
ÿ Dy1Vbase

, 15
where hNit(Vbase)i is the spatial average of Nit( y )
upto y1. Dy1 is the zone excluded from charge pump-
ing and is related to the charge pumping edge y1
by y1(Vbase)=Ld/2ÿDy1(Vbase), Ld being the drawn
gate length. While y1(Vbase) is dependent on the drawn
gate length, Dy1(Vbase) is not. Icp(Vbase), measured on
transistors of dierent Ld but identical otherwise, is
plotted as a function of Ld/2. The data points are fitted
with a straight line. The intercept of the fitted straight
line gives Dy1 and hence y1 [10]. This process is
repeated for all Vbase values to obtain y1 as a function
of Vbase, which is essentially the pre-stress VFB-y
relation. In a similar manner, the pre-stress
1
2 (Icp(Vbase,max)ÿIcp(Vtop)) data is plotted versus Ld/2.
The intercepts of the fitted straight lines through the
data points drawn for all Vtop values furnishes the
VTÿy relation as before.
Fig. 2. Pre- and post-stress charge pumping current versus
pulse base level. The pulse frequency was 1 MHz and the top
level was held at 1 V. The stressings were done at VG=1.2,
2.5 and 4.25 V, VD=5 V for t=1000 s.
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3. Results and discussion
The charge pumping setup is shown in Fig. 1(a).
The gate of the MOSFET is pulsed using a trapezoi-
dal waveform obtained from an HP33120A function
generator. The charge pumping current is measured
at the source and drain using a Keithley 617 electro-
meter, preceeded by an LC low-pass filter. The sub-
strate is shorted to ground. Measurements were
performed using gate pulses having a frequency of 1
MHz with rise and fall time of 250 ns. Both the vary-
ing base level and the varying top level charge pump-
ing schemes were employed. Experiments were
performed using isolated LDD n-channel MOSFETs
having 1.0 to 0.4 mm drawn (0.8 to 0.2 mm eective)
channel lengths, oxide thickness of 110 A˚ and gate
width of 10 mm. In the present paper, the stress-
induced damage profiles are shown only for the
device having 1.0 mm drawn channel length in order
to establish the new technique. The detailed data will
be presented elsewhere.
In Fig. 2, pre- and post-stress charge pumping cur-
rents are plotted as a function of pulse base level. The
pulse top was held at 1 V. Stressing was done at
VD=5 V for 1000 s. The gate voltages chosen during
stressing were 1.2, 2.5 and 4.25 V. Note that for each
gate bias, stress experiments were done on dierent
devices but with the same channel length. The increase
in charge pumping current after stress is due to inter-
face-state generation. The post-stress charge pumping
current is maximum for VG=2.5 V, minimum for
Fig. 3. Pre-stress VT, VFB (left y-axis) and VTÿVFB (right y-
axis) distribution along the channel.
Fig. 4. Calculated (solid line) and experimental (symbols) VtopÿVbase versus DIcp/DIcp,max plot (left y- and bottom x-axis). The
stressings were done at VG=1.2, 2.5 and 4.25 V, VD=5 V for t=1000 s. Also shown are the calculated and experimental DIcp/
Vbase plot (right y, top x axis) for the VG=2.5 V case.
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VG=4.25 V, while the VG=1.2 V curve falls in
between the two. This implies that maximum interface-
state generation takes place for the VG=VD/2 stress
condition, which also happens to be the bias for maxi-
mum substrate current Isub recorded during stress.
In Fig. 3, the pre-stress VT and VFB distributions are
plotted along the channel (left y-axis). These relations
are obtained from the IcpÿVtop and IcpÿVbase measure-
ments performed on transistors having dierent drawn
gate lengths as described in the previous section. Also
shown (right y axis) is the pre-stress VTÿVFB relation
along the channel. The VT and VFB distributions will
change after stress due to charges associated with both
DNit and DNot. However, the VTÿVFB distribution will
change only due to charges associated with DNit (see
Eqs. (6) and (7)). Thus the eect of charges associated
with DNot can be removed.
In Fig. 4, VtopÿVbase is plotted as a function of
DIcp/DIcp,max (left y axis and bottom x axis). Stressing
was performed for 1000 s at VD=5.0 V. The gate vol-
tages were 1.2. 2.5 and 4.25 V. The symbols are exper-
imental data points, and the solid lines are the model
fit, as obtained from Eq. (14). As can be seen the
model fits the experimental data extremely well. The
model parameters a and b are extracted from such fits,
performed for all stress conditions. To estimate the
quality of the fits, the DIcpÿVbase relation was recon-
structed from Eq. (10) with the extracted parameters
and is shown (solid lines) along with the data points
(right y axis and top x-axis) for the VG=2.5 V case.
As can be seen, the calculated values again fit the ex-
perimental data extremely well.
In Fig. 5a and b, the generated interface-state den-
sity as a function of position are shown for stress at
VG=1.2 V and 2.5 V respectively. The stress VD was 5
V for t=1000 s. The eect of corrections due to the
presence of interface and oxide charges on the inter-
face-state density profiles are also shown. For the
VG=1.2 V case (Fig. 5a), there is significant hole trap-
ping. So, the profile obtained after correction for DNot
only is significantly dierent from the uncorrected one.
However, since there are not many charges in the
interface states, not much improvement is observed
when corrected further for these additional interface
charges (full correction). In the VG=2.5 V case (Fig.
5b), there is no significant oxide charge trapping. So,
the profile obtained after correction for DNot only is
not significantly dierent from the uncorrected one.
When further correction is performed for the interface
Fig. 5. Calculated DNit profiles alone the channel without cor-
rection, with correction for only oxide charges and with full
correction (both oxide and interface charges) for (a) VG=1.2
V and (b) VG=2.5 V stress condition. The stress VD was 5 V
for t=1000 s.
Fig. 6. DNit profiles along the channel. The stressings were
done at VG=1.2, 2.5 and 4.25 V, VD=5 V for t=1000 s.
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charge, a significant change in the profile is observed,
since in this condition, the interface-state generation is
significant.
In Fig. 6, the interface-state density profiles are
plotted along the channel. The stressing was done at
VD=5 V for 1000 s. The gate voltages were chosen to
be 1.2, 2.5 and 4.25 V. The maximum interface states
are produced for VG=2.5 V, consistent with maximum
incremental charge pumping current. The damage
spread is also maximum in this condition. This is
expected because for the VG=VD/2 stress condition,
maximum impact ionization followed by injection of
both electrons and holes in large numbers into the
oxide takes place. For the other two stress conditions,
either fewer electrons or holes are injected and hence
both the damage magnitude and spread is less. For
VG=1.2 V, the damage takes place closer to the chan-
nel, while for the other two cases, the peak damage
occurs closer to the gate edge. This is consistent with
the movement of the pinch-o region towards the junc-
tion with increasing VG during stress.
In Fig. 7, the calculated oxide trapped charges are
plotted along the channel. The stress VG were 1.2, 2.5
and 4.25 V, for 1000 s. The stress VD was 5 V. Hole
trapping is observed at VG=1.2 V case, while electron
trapping is observed at VG=2.5 and 4.25 V, as
expected. For the VG=VD/2 stress condition, fewer
trapped charges are observed than the other two cases.
The hole trapping at low VG takes place away from
the junction into the channel region, while the electron
trapping at high VG takes place inside the junction.
This is again consistent with the movement of the
pinch-o region. In our devices, we observe more hole
trapping than electron trapping. The reason can be
attributed to low mobility of holes in the oxide and
transverse field assisted detrapping of electrons from
the oxide traps.
Similar data with consistent trends have been
obtained for transistors of dierent channel lengths,
stressed at a variety of gate and drain voltages for
dierent times. This attests to the reliability and
robustness of the proposed technique.
4. Conclusion
To summarize, a new robust charge pumping (CP)
technique is proposed to obtain the spatial profile of
interface-state density (Nit) and oxide trapped charge
(Not) near the drain junction of hot-carrier stressed
MOSFETs. The CP edge in the pre-stress case is
uniquely determined using a reliable method which is
free from the inconsistency associated with the conven-
tional approach. The post-stress CP edge is obtained
by correcting the pre-stress one for the additional
charges associated with both Not and Nit generated due
to stress. A direct noniterative scheme is utilized to
completely separate Nit from Not. Numerical dieren-
tiation of the experimental data is avoided by formu-
lating a model for the stress-induced incremental CP
current. The model is fitted with the experimental
data, and the extracted parameter values are used to
determine the damage profiles.
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